PCI Express PHY v1.0 LogiCORE IP Product Guide

Xilinx, Inc.

Published: May 17, 2019

Description:

This IP core is used for building a PCI Express® Media Access Controller (MAC) layer. It supports 1/2/4/8/16-lane, Gen 1/2/3 configurations.