Xilinx, Inc.
Language: Chinese
Describes using the Vivado® simulator as both a stand-alone tool Project Navigator Vivado XSim and using the waveform viewer to analyze and debug a design. Documents behavioral simulation of an RTL design as well as functional and timing simulation of synthesized and implemented designs. as part of the Vivado Design Suite behavioral compiler debug executable functional graphical linker simulator timing verify