理工书库 lilin | Books

Discover (Random Books)

IEEE Standard for Ethernet

IEEE Standard for Ethernet

一种高性能无片外电容型LDO设计

一种高性能无片外电容型LDO设计

Control Systems Engineering

Control Systems Engineering

Session 26V

Session 26V

微带电路

微带电路

一种带软启动电路的带隙基准电压源的实现张科

一种带软启动电路的带隙基准电压源的实现张科

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

自动控制原理与设计（第6版） (富兰克林、鲍威尔。李中华译) (Z-Library)

Research and Design of Buck-Boost DC-DC Converter

Research and Design of Buck-Boost DC-DC Converter

Phillip E. Allen-CMOS Analog Circuit Design

Phillip E. Allen-CMOS Analog Circuit Design

Spectre Circuit Simulator and Accelerated Parallel Simula tor RF Analysis in ADE Explorer User Guide

Spectre Circuit Simulator and Accelerated Parallel Simula tor ...

Inc. Cadence Design Sys tems

RISC-V IOMMU Architecture Specification

RISC-V IOMMU Architecture Specification

IOMMU Task Group

模拟CMOS集成电路设计

模拟CMOS集成电路设计

Behzad.Razavi（第2版）（中文）hd R2A修复版本2023-11-08

Aperture Uncertainty and ADC System Performance Application Note (AN-501)

Aperture Uncertainty and ADC System Performance Application ...

Analog Devices, Inc.

Perl实例精解(原书第4版)

Perl实例精解(原书第4版)

Session 6

Session 6

计算电磁学 by 王秉中,邵维 (z-lib.org)

计算电磁学 by 王秉中,邵维 (z-lib.org)

模拟集成电路与系统 Analog Integrated Circuits and Systems

模拟集成电路与系统 Analog Integrated Circuits and Systems

池保勇编著

架构艺术

架构艺术

Books

Relationship between frequency response and settling time of operational amplifiers

Relationship between frequency response and settling time of ...

B.Y.T. Kamath, R.G. Meyer & P.R. Gray

二级运放建立时间与相位裕度的分析与优化

二级运放建立时间与相位裕度的分析与优化

Chopper Stabilized Amplifiers

Chopper Stabilized Amplifiers

一种适用于微传感器读出电路的低噪声、低失调斩波放大器

一种适用于微传感器读出电路的低噪声[..]

一个全差分运放电路的设计

一个全差分运放电路的设计

Modified modeling of Miller compensation for two-stage operational amplifiers

Modified modeling of Miller compensation for two-stage operational ...

H.C. Yang;D.J. Allstot

频率补偿研究心得

频率补偿研究心得

补偿电路总结

补偿电路总结

Microsoft PowerPoint - Random_Offset_CMOS_IC_Design_CU_Lecture_Art_Zirger.ppt

Microsoft PowerPoint - Random_Offset_CMO[..]

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

Microsoft Word - Frequency Response.doc

Microsoft Word - Frequency Response.doc

Single miller capacitor frequency compensation technique for low power multistage amplifiers

Single miller capacitor frequency compensation technique for ...

te.2005.杨氏零点再发现

te.2005.杨氏零点再发现

一种适用于微传感器读出电路的低噪声、低失调斩波放大器 (1)

一种适用于微传感器读出电路的低噪声[..] (1)

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

一款轨到轨输入输出运算放大器的设计与研究辛国松

一款轨到轨输入输出运算放大器的设计与研究辛国松

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input Stages

Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...

US6380806B1-Differential telescopic operational amplifier having switched capacitor common mode feedback circuit portion

US6380806B1-Diffe[..] telescopic operational amplifier having ...

反馈运算放大器电路的噪声分析和设计

反馈运算放大器电路的噪声分析和设计

A High-swing Cmos Telescopic Operational Amplifier - Solid-State Circuits, IEEE Journal of

A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...

Striving for small-signal stability - IEEE Circuits and Devices Magazine

Striving for small-signal stability - IEEE Circuits and Devices ...

工作在亚阈值区CMOS OTA的研究

工作在亚阈值区CMOS OTA的研究

tcsii.2005.A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications

tcsii.2005.A new modeling and optimization of gain-boosted cascode ...

共源共栅实验五

共源共栅实验五

ISM-PLL

ISM-PLL

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

DELAY LOCKLOOP CIRCUIT

DELAY LOCKLOOP CIRCUIT

1499066564577362562-06963235

14990665645773625[..]

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques [Paper] - Solid-State Circuits, IEEE Journal of

Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator

CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...

D.J. Foley;M.P. Flynn

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

基于 DLL倍频技术的 1GHz本地振荡器设计英文李金城

A low-power small-area /spl plusmn/7.28-ps-jitter 1-GHz DLL-based clock generator

A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...

Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang

Frontmatter

Frontmatter

2019 Book Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...

系统芯片中的全数字锁相环设计

系统芯片中的全数字锁相环设计

thesis.dvi

thesis.dvi

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

锁相环型频率综合器中的高速分频器袁泉

锁相环型频率综合器中的高速分频器袁泉

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Microsoft Word - RDK FractN PLL Tutorial v1.0 090420

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

2004Beek

2004Beek

Wiener-Khinchin theorem

Wiener-Khinchin theorem

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

1498422645524829124-05963071

14984226455248291[..]

锁相环相位噪声与环路带宽的关系分析

锁相环相位噪声与环路带宽的关系分析

AN827_RevA.fm

AN827_RevA.fm

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

相位噪声jitter基本定义

相位噪声jitter基本定义

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf

All-Digital Frequency Synthesizer for RF Wireless Application

All-Digital Frequency Synthesizer for RF Wireless Application

$A modeling approach for /spl Sigma/-/spl Delta/ fractional-N frequency synthesizers allowing straightforward noise analysis$

A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...

M.H. Perrott & M.D. Trott & C.G. Sodini

Oscillator phase noise: a tutorial

Oscillator phase noise: a tutorial

T.H. Lee;A. Hajimiri

基于延迟锁相环的时钟发生器设计

基于延迟锁相环的时钟发生器设计

Microsoft PowerPoint - PLLnoise_jitter0209.ppt [相容模式]

Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...

Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN PHY

THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...

Microsoft PowerPoint - PLL_UT_tutorial_AdrianMaxim_final.ppt

Microsoft PowerPoint - PLL_UT_tutorial_A[..]

低电压CMOS分数分频锁相环频率综合器关键技术研究

低电压CMOS分数分频锁相环频率综合器关键技术研究

全单片集成的多模CMOS正交频率综合器的研究

全单片集成的多模CMOS正交频率综[..]

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER

PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER