Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
大电流、高稳定性的LDO线形稳压器
未知
Virtuoso Editing 的使用简介
Richey
Design of Sigma-Delta Converters in MATLAB® Simulink®
Instruction for Camera-Ready Paper
Guo-Ping Ru
Analog Behavioral Modeling with the Verilog-A Language
PCI.Express.Base.2.0
基于FPGA的嵌入式图像处理系统设计 原魁[译]
High Speed Data Converters
Ahmed M.A. Ali
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
Handbook of Power Management Circuits
Session 30
DUTY CYCLE CORRECTION CIRCUITRY
NONE
TOM
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
UNIX环境高级编程
W.RICHARD STEVENS
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Preparation of Papers in Two-Column Format for the Proceedings ...
Laura Hyslop
Microsoft Word - I2C×ÜÏ߹淶.doc
lihongfeng
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ...
ARM Limited
AMBA 3 APB Protocol Specification
AMBA 3 AHB-Lite Protocol Specification
PCI Express Base 4.0
ARM AMBA 5 AHB Protocol Specification AHB5, AHB-Lite
PCI Express Base r3.0
PCI Express Base r3.1
Bill Haffner
SPI Block Guide V4
Freescale Semiconductor, Inc.
USB 2.0
hevryjiang
Introduction to AMBA Bus System
吳欣龍
USB2.0协议中文版
Jungle
AMBA 4 AXI4-Stream Protocol Specification
AMBA AXI Protocol Specification
Wishbone B4
michael
AMBA总线规范_V2.0
kongsuo
bingdian001.com
综合与Design Compiler
阳晔
verilog HDL那些事
akuei2
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
DDS关键公式计算
琥珀主
DDS信号发生器的实现
Administrator
DIT-FFT至简设计实现法
luke
FFT IP核调用与仿真
琥珀主1369195734
FPGA数字信号处理设计教程：Sy[..] Generator入门与提高 11938681
ofdm功能说明文档
Jun Wen Luo
基于ac620的fpga系统设计与[..]
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
深亚微米FPGA结构与CAD设计 12083165 2
数字滤波器的MATLAB与FPGA[..]
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
数字信号处理的FPGA实现(第3版[..]
无线通信的MATLAB和FPGA实现
西瑞克斯（北京）通信设备有限公司 编著
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS534, FIR Compiler v5.0, Data Sheet
PrimeTime User Guide
Synopsys, Inc.
Static Timing Analysis final
集成电路静态时序分析与建模
刘峰编著
<4D6963726F736F66[..]
linjie
Microsoft Word - CummingsSNUG2008B[..]
cliffc
UVM实战（卷Ⅰ)
张强编著
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
FSM
Verilog数字系统设计教程
SystemVerilog验证 测试平台编写指南
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Verification of SD/MMC Controller IP Using UVM
examples
server1
芯片漫游指南
Verilog数字VLSI设计教程
【作 者】李林编著
Microsoft Word - 异步FIFO的设计.doc
Jerry
方法论篇--修改稿(更新).PDF
zhangliqian
《ModelSim电子系统分析及仿真》
eetop.cn CMOS VLSI Design A Circuits and Systems Perspective ...
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
数字集成电路物理设计
陈春章 艾 霞 王国雄 编著
数字电子技术基础
阎石主编