Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...
Pandit, Soumya
实例讲解multisim10电路仿真
未知
用于低相位噪声LC VCO的低噪声可调LDO的设计
数据转换器
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
看一个TI老工程师如何驯服精密放大器
2019 Millimeter-Wave Circuits for 5G and Radar
一种用于低功耗LDO的CMOS电压[..]
TEMPERATURE AND PROCESS (56) COMPENSATED CURRENT REFERENCE CIRCUITS
实用开关电源设计
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Jespers-The gm ID Methodology, a sizing tool
深入理解linux虚拟内存管理（英文）
一种动态零点补偿的LDO线性稳压器设计
compact trimming design of a high precision reference
Dracula Reference
Inc. Cadence Design Sys tems
精通开关电源设计（第2版）
RF Circuit Design
tromeros
Internal and external op-amp compensation: a control-centric ...
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
K. Bult;G.J.G.M. Geelen
Distributed Loss-Compensation Techniques for Energy-Efficient ...
The Biquadratic Filter [A Circuit for All Seasons]
Behzad Razavi
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
二级运放建立时间与相位裕度的分析与优化
Chopper Stabilized Amplifiers
sean
一种适用于微传感器读出电路的低噪声[..]
一个全差分运放电路的设计
Administrator
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
频率补偿研究心得
番茄花园
补偿电路总结
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
Matching Analysis and the Design of Low Offset Amplifiers
Microsoft Word - Frequency Response.doc
rayork
Single miller capacitor frequency compensation technique for ...
te.2005.杨氏零点再发现
一种适用于微传感器读出电路的低噪声[..] (1)
93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
US6380806B1-Diffe[..] telescopic operational amplifier having ...
反馈运算放大器电路的噪声分析和设计
A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...
IEEE
Striving for small-signal stability - IEEE Circuits and Devices ...
工作在亚阈值区CMOS OTA的研究
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
共源共栅实验五
USER
ISM-PLL
DUTY CYCLE CORRECTION CIRCUITRY
DELAY LOCKLOOP CIRCUIT
14990665645773625[..]
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
基于 DLL倍频技术的 1GHz本地振荡器设计 英文 李金城
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Frontmatter
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
系统芯片中的全数字锁相环设计
thesis.dvi
High-Speed Architecture for a Programmable Frequency Divider ...
锁相环型频率综合器中的高速分频器 袁泉
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
2004Beek
Wiener-Khinchin theorem
PLL频率合成器的杂散性能分析
14984226455248291[..]
锁相环相位噪声与环路带宽的关系分析
AN827_RevA.fm
mamiller
Analytical Phase-Noise Modeling and Charge Pump Optimization ...
Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt
相位噪声jitter基本定义
yzx
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
All-Digital Frequency Synthesizer for RF Wireless Application
tcheng
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri
基于延迟锁相环的时钟发生器设计
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095