理工书库 lilin | Books

Discover (Random Books)

Digital integrated circuit design using verilog and systemverilog (Ronald Mehler) (z-lib.org)

Digital integrated circuit design using verilog and systemverilog ...

BOOK-010005000009-0000005244-0501202032.tif

BOOK-010005000009[..]

New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur Ergul) (Z-Library)

New Trends in Computational Electromagnetics (Özgür Ergül, Ozgur ...

教材：李庆扬数值分析-第五版

教材：李庆扬数值分析-第五版

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current Pre-Amplifier for High Frequency Lateral MEMS Oscillators

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...

Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi

一种用于LDO的低功耗带隙基准电压源

一种用于LDO的低功耗带隙基准电压源

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

A simple three-terminal IC bandgap reference

A simple three-terminal IC bandgap reference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

Julia中文文档

Julia中文文档

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

Silicon-Germanium Heterojunction Bipolar Transistors (2002)

ISSCC2021-SC1-Introduction to PLLs Phase Noise, Modeling, and Key Wireless Design Considerations

ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

CN105824349A-上海巨微集成-chopped bandgap

CN105824349A-上海巨微[..] bandgap

一种高摆率低功耗无片外电容的LDO设计

一种高摆率低功耗无片外电容的LDO设计

Introduction to AMBA Bus System

Introduction to AMBA Bus System

CN105530002B-中电华大2018-抗PVT的振荡器

CN105530002B-中电华大[..]

Books

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process

Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin

bstj.1932.Nyquist, H.-Regeneration Theory

bstj.1932.Nyquist, H.-Regeneration Theory

The advanced part of A treatise on the dynamics of a system of rigid bodies. Being part II of a treatise on the whole subject. With numerous examples. By Edward John Routh.

The advanced part of A treatise on the dynamics of a system ...

Routh, Edward John, 1831-1907.

jrproc.1950.Bothwell, F.E.-Nyquist Diagrams and the Routh-Hurwitz Stability Criterion

jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...

在线作Bode/Nyquis

在线作Bode/Nyquis

哈尔滨工业大学硕士毕业论文模板

哈尔滨工业大学硕士毕业论文模板

CN101140511B-硅谷数模2010-Cascaded carry binary adder

CN101140511B-硅谷数模[..] carry binary adder

CN101969305B-威盛电子2012-Potential conversion circuit

CN101969305B-威盛电子[..] conversion circuit

CN106656160A-上海集成电路研发中心2017-优化占空比的高速电平转换电路

CN106656160A-上海集成[..]

ELKHOLY-DISSERTATION-2016-adpll

ELKHOLY-DISSERTAT[..]

HJ-MASH 多模多标准CMOS锁相环频率综合器中小数分频器的设计史鹏鹏

HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...

Bo Zhou & Yao Li & Fuyuan Zhao

Scaling <formula formulatype="inline"><tex Notation="TeX">$LC$</tex></formula> Oscillators in Nanometer CMOS Technologies to a Smaller Area But With Constant Performance

Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...

Shih-An Yu & Peter R. Kinget

The Delta-Sigma Modulator [A Circuit for All Seasons]

The Delta-Sigma Modulator [A Circuit for All Seasons]

学校代码： 10246

学校代码： 10246

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

参考书芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立

Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

基准电压源和线性稳压器的设计-tangzhangwen

基准电压源和线性稳压器的设计-ta[..]

基准源和温度检测模块设计-tangzhangwen

基准源和温度检测模块设计-tang[..]

CMOS 带隙基准源研究-tangzhangwen

CMOS 带隙基准源研究-tangzhangwen

全差分运算放大器设计-tangzhangwen

全差分运算放大器设计-tangzh[..]

OPAMP设计-tangzhangwen

OPAMP设计-tangzhangwen

LDO设计-tangzhangwen

LDO设计-tangzhangwen

二级密勒补偿运算放大器

二级密勒补偿运算放大器

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

相位噪声、通行链路预算

相位噪声、通行链路预算

Understanding Phase Noise in LC VCOs

Understanding Phase Noise in LC VCOs

A Key Problem in RF Integrated Circuits

S_Para_E.PM6

S_Para_E.PM6

Pages from M.E. Van Valkenburg - Network Analysis 6(1959, Prentice Hall, Inc)

Pages from M.E. Van Valkenburg - Network Analysis 6(1959, Prentice ...

PoleZero.dvi

PoleZero.dvi

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

Dynamic Response of Linear Systems Impact of Pole & Zero Locations

功率谱密度计算

功率谱密度计算

ADI 技术指南合集

ADI 技术指南合集

德州仪器高性能模拟器件高效应用指南之数据转换器_TI 大学计划

德州仪器高性能模拟器件高效应用指南[..] 大学计划

Texas Instruments, Incorporated [ZHCP055,*]

芯片I／O缓冲及ESD电路设计

芯片I／O缓冲及ESD电路设计

eetop.cn Matching

eetop.cn Matching

ESD in Silicon Integrated Circuits

ESD in Silicon Integrated Circuits

柯明道ESD简洁版

柯明道ESD简洁版

Virtuoso Editing 的使用简介

Virtuoso Editing 的使用简介

基于CMOS工艺的全芯片ESD保护电路设计

基于CMOS工艺的全芯片ESD保护[..]

esd-circuits-and-devices

esd-circuits-and-[..]

A mixed-mode esd protection circuit simulation-design methodology - Solid-State Circuits, IEEE Journal of

A mixed-mode esd protection circuit simulation-design methodology ...

CMOS电路芯片ESD保护电路设计技术的发展赵近

CMOS电路芯片ESD保护电路设计[..] 赵近

Abraham uta GPIO ESD

Abraham uta GPIO ESD

ESD Design and Synthesis (1)

ESD Design and Synthesis (1)

CN104601160B-灿芯半导体2017-带ESD的高速输出级

CN104601160B-灿芯半导[..]

FPGA 全芯片 ESD 防护设计和优化

FPGA 全芯片 ESD 防护设计和优化

DDR3存储器接口电路的设计与实现-ESD写得好

DDR3存储器接口电路的设计与实现[..]

模拟集成电路设计与仿真-何乐年

模拟集成电路设计与仿真-何乐年

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation

Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...

Power supply rejection ratio in operational transconductance amplifiers - Circuits and Systems, IEEE Transactions on

Power supply rejection ratio in operational transconductance ...

CMOS高性能运算放大器研究与设计

CMOS高性能运算放大器研究与设计

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

NoiseDesign.dvi

NoiseDesign.dvi

Advanced Opamp Topologies (Part II)

Advanced Opamp Topologies (Part II)

Michael H. Perrott

MOSAmpNoise.dvi

MOSAmpNoise.dvi

MIPI高速数据接口的研究与实现

MIPI高速数据接口的研究与实现

Advanced Opamp Topologies

Advanced Opamp Topologies

Michael H. Perrott

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current Pre-Amplifier for High Frequency Lateral MEMS Oscillators

A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...

Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi