Static Timing Analysis final
未知
Digital Phase Lock Loops Architectures and Applications (Professor ...
4<8=8AB@0B>@
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
集成稳压电路系统鲁棒性与快速响应研究
现代控制系统
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
基于CMOS工艺的负压低压差线性稳[..]
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
带使能端及保护电路的LDO设计
哈尔滨工业大学硕士毕业论文模板
yinhf
Digital Signal Processing for Wireless Communication using Matlab ...
Single miller capacitor frequency compensation technique for ...
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
综合与Design Compiler
阳晔
模拟集成电路设计 以LDO为例
Gabriel
EE214B Advanced Analog Integrated Circuit Design Winter2016 ...