A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
通信标准对数据转换器的要求V1.0
未知
CMOS带隙电压基准的误差及其改进 陈浩琼
UNIX环境高级编程
W.RICHARD STEVENS
EE214B Advanced Analog Integrated Circuit Design
LINUX设备驱动程序
Jonathan Corbet，Alessandro Rubini，Greg Kroah-Hartman著；魏永明，耿岳，钟书毅译
基于LDO新型过流保护电路设计
数值分析.Timothy Sauer.图灵中文扫描版
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
低压低功耗电流模CMOS带隙基准电路 孔令荣
反馈运算放大器电路的噪声分析和设计
Practical RF Amplifier Design and Performance Optimization with ...
Ring PLL的详细设计博士论文
数字信号处理导论MATLAB实现 2版 (Robert A.Schlling Sandra L... (z-lib.org)
微波工程 （第3版）
（美）DAVID M.POZAR著 张肇仪 周乐柱 吴德明等译
PoleZero.dvi
RF Sampling for Multi-band Radios
Texas Instruments, Incorporated [SBAA328,*]
PHASE ERROR CANCELLATION
PLL WITH LOW SPURS
MSSC.2016.B. Razavi-TSPC Logic
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
CN106357266B-华为20[..]
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
js.2010.PFD biased with shunt regulator
The Problem of PLL Power Consumption
Behzad Razavi
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
CN103036558B-SMIC[..]
ISSCC2021-SC4
ISSCC2021-SC2
ISSCC2021-SC1
ISSCC2021-SC3
CN105763219A-2016[..]
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
一种自参考结构的高速高精度片上时钟[..]
USB 3.0中五分频电路设计
TOM
模拟集成电路信号完整性中抖动与振铃[..]
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
适合通信应用的低功耗55纳米12 省略 0 MSps双通道流水线型ADC 陈宏铭
CNKI
基于功耗优化的Pipelined+[..] (1)
16位高速CMOS流水线模数转换器[..] (1)
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
AD9635 cn
12位50Msps流水线A D转换器的研究与设计
Aperture Uncertainty and ADC System Performance Application ...
MT-001: Taking the Mystery out of the Infamous Formula,'SNR ...
Walt Kester
1.5Bit 级pipelined+ADC典型单[..]
比较器失调的仿真方法
jason
高速模数转换器动态参数的定义和测试
适宜于系统集成的高速高精度模数转换[..]
应用于流水线ADC的比较器的设计与研究
12bit pipeline ADC design
高性能流水线模数转换器及其数字校准[..] 贾华宇
CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
SAR A／D转换器中电容失配问题的分析
SAR ADC-MIT
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
Abidi-Pan, Hui.University of California, Los Angeles
A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...
e采样与adc
Advanced data converters G Manganaro
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
低压、低功耗、高精度的逐次逼近型
ycp
Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
TrnoiseAN.fm
mtian
mssc.2015.Razavi-The StrongARM Latch
高速低功耗SAR ADC的关键技术研究与系统设计
HKF
基于Latch的CMOS动态比较器的研究
mssc.2015.The StrongARM Latch
一种具有采样保持功能的开关电容积分器 宋文清
高精度sigma-delta ADC设计研究与实现