LDO与VLDO的设计原理及性能测试
未知
EDA与IC设计 CMOS集成电路后端设计与实战
刘峰编著
ISSCC2020-01 Visuals
Steve Bonney
Standard Verification Rule Format (SVRF) Manual 2023
Siemens Industry Software
CH01
Godming
Session 7
LDO设计-tangzhangwen
Zhangwen Tang
Analog Behavioral Modeling with the Verilog-A Language
Simulating Switched-Capacitor Filters with SpectreRF
Ken Kundert
Fundamentals of High Frequency CMOS Analog Integrated Circuits, ...
全差分运算放大器设计
唐长文
finite elemennt anlysis in ansys
kubik
数值分析基础（第三版） (关治、陆金甫) (z-lib.org)
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
DELAY LOCKLOOP CIRCUIT
EE214: Analog Integrated Circuit Design
murmann
CN101140511B-硅谷数模[..] carry binary adder
LDO降压转换器的稳定性分析
LDO过流与温度保护电路的分析与设计
LDO设计论文
LDO设计小结二
zeng zhen
LDO设计小结一
LDO线性稳压器中高性能误差放大器的设计
LDO的三种频率补偿方案实现
LDO环路稳定性仿真分析
LDO模拟集成电路设计
LDO工作原理详解
LDO低输出噪声的分析与优化设计 朱勤为
LDO低压差线性稳压器核心电路的设计
LDO中过温保护电路的设计
LDO LINEAR REGULATOR WITH IMPROVED TRANSIENT RESPONSE
ldmos tech
Layout Techniques for Integrated Circuit Designers
Sahrling
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
Kendall Su, Analog Filters, 2nd Ed.
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Katsuhiko Ogata
dynstab2/ThePirateBay
Julia中文文档
jssc.2005.Replica Compensated Linear Regulators for PLLs
JSSC 202212
js.2010.PFD biased with shunt regulator
Jespers-The gm ID Methodology, a sizing tool
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
ISSCC2021-T9-Desi[..] Amplifiers for Stability
ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
ISSCC2021-T5-Cali[..] Techniques in ADCs
ISSCC2021-T4-Meas[..] and Evaluating the Security Level of ...
ISSCC2021-T3-Silicon Photonics – from Basics to ASICs
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
ISSCC2021-T12-com[..]
ISSCC2021-T11-Ult[..] Power Wireless Receiver Design
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
ISSCC2021-SC4
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
ISSCC2021-SC3
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
ISSCC2021-SC2
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
ISSCC2021-SC1
ISSCC2021-1 3
ISSCC2021 Session 29
ISSCC2021 Session 28
ISSCC2021 Session 27
ISSCC2021 Session 23
ISSCC2021 Session 21
ISSCC2021 Session 17
ISSCC2021 Session 15