Analog-to-Digital Conversion 3rd
未知
IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...
LAN/MAN Standards Committee of the IEEE Computer Society
高速低功耗逐次逼近型模数转换器的研[..]
信号与系统上 第三版
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
高精度带隙基准电压源研究与设计
田兴果
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
Spectre RelXpert Reli ability Simulator User Guide
Inc. Cadence Design Sys tems
有限元方法（第五版）第一卷 基本原理
（英）O.C.Zienkiewicz （美）R.L.Taylor著
射频系统内低中频滤波器的设计和研究
Perl语言入门 第六版
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
深亚微米FPGA结构与CAD设计 12083165 2
ESD Design and Synthesis (1)
简并点优化的高性能带隙基准电路
mssc.2015.The StrongARM Latch
PyCell Studio Tutorial
Inc. Synopsys
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
2-Stage OTA Design
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
1V供电的低噪声带隙基准电压源
16位高速CMOS流水线模数转换器[..] (1)
14990665645773625[..]
14984226455248291[..]
12位50Msps流水线A D转换器的研究与设计
12bit pipeline ADC design
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
1.5Bit 级pipelined+ADC典型单[..]
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
04_TechActive.fm
Administrator
0132642786.pdf
Neil H. E. Weste
0071509054.pdf
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai
0-306-47052-7_Boo[..]
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu