A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
axi4_stream_man.book
merickso
Analog Design Essentials
sansen
Amplifiers, Comparators, Multipliers, Filters, and Oscillators; ...
Tertulien Ndjountche
模拟集成电路设计与仿真 何乐年
Edward
低压、低功耗、高精度的逐次逼近型
ycp
ofdm功能说明文档
Jun Wen Luo
MECHATRONICS: ELECTRONIC CONTROL SYSTEMS IN MECHANICAL AND ELECTRICAL ...
William Bolton
LDO环路稳定性仿真分析
未知
数值计算方法 (2)
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
数值分析
Python API Reference Manual
Inc. Synopsys
2.7Gbps收发器中LVDS驱动[..]
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
一种无片外电容LDO的瞬态增强电路设计
离散数学及其应用
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
2-Stage OTA Design
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
1V供电的低噪声带隙基准电压源
16位高速CMOS流水线模数转换器[..] (1)
14990665645773625[..]
14984226455248291[..]
12位50Msps流水线A D转换器的研究与设计
12bit pipeline ADC design
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
1.5Bit 级pipelined+ADC典型单[..]
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
04_TechActive.fm
Administrator
0132642786.pdf
Neil H. E. Weste
0071509054.pdf
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai
0-306-47052-7_Boo[..]
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu