CN102393785B-砂力杰-[..]
未知
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
ISSCC2021-SC4
AN827_RevA.fm
mamiller
TrnoiseAN.fm
mtian
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
深入Linux内核架构
模拟集成电路分析与设计（第二版）
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
一种基于OTA的低功耗高速静态比较[..]
Session 18
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
CMOS带隙基准源研究
zwtang
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
一种应用于LDO的CMOS误差放大器设计
Virtuoso Parameterized Cell Reference
Inc. Cadence Design Sys tems
比较器失调的仿真方法
jason
2-Stage OTA Design
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
1V供电的低噪声带隙基准电压源
16位高速CMOS流水线模数转换器[..] (1)
14990665645773625[..]
14984226455248291[..]
12位50Msps流水线A D转换器的研究与设计
12bit pipeline ADC design
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
1.5Bit 级pipelined+ADC典型单[..]
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
04_TechActive.fm
Administrator
0132642786.pdf
Neil H. E. Weste
0071509054.pdf
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Alvin Wang & Shaishav Desai
0-306-47052-7_Boo[..]
(EE) Razavi, Design of Analog CMOS Integrated Circuits 2nd
(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...
Structu