数值分析.Timothy Sauer.图灵中文扫描版
未知
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
CN104977963A-兆易创新[..] (1)
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
ssreader
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
CN201887731U-可修调的[..] 振荡电路
Altera系列FPGA芯片IP核详解
多频段匹配自动优化
Yue Xu
ZigBee低中频接收机中复数滤波[..]
锁相环相位噪声与环路带宽的关系分析
RFIC2 Razavi Solution
Chap1_20160228_4.dvi
ESD in Silicon Integrated Circuits
宽带可变增益放大器的研究与设计
带使能端及保护电路的LDO设计
PLL 设计仿真及应用
Roland E. Best
Numerical Methods in Engineering with Python (2005)
Radio Frequency System Architecture and Design