ISSCC2021-SC3
未知
Next-Generation ADCs, High-Performance Power Management, and ...
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
Elementary Differential Equations and Boundary Value Problems
William E. Boyce & Richard C. Diprima & Douglas B. Meade
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Frontmatter
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
实用开关电源设计
Julia中文文档
无电容型LDO的研究现状与进展
高速流水线模数转换器关键技术研究与[..]
CMOS Realization of OTA as an Application in Low Power Amplifier ...
Ghanshyam Singh, Md Hameed Pasha
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
2-Stage OTA Design
电子电路的计算机辅助分析与设计方法.汪蕙
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert