【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...
未知
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
jssc.2005.Replica Compensated Linear Regulators for PLLs
LDO设计小结一
zeng zhen
Digital Control of Dyanmic Systems 3rd ed - G. Franklin, J. ...
John
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
拉扎维《CMOS集成电路设计》答案手写版
一种应用于LDO的可编程电流限电路设计
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
Quantus Extraction Users Manual
电路
丘关源
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
适宜于系统集成的高速高精度模数转换[..]
一种基于OTA的低功耗高速静态比较[..]
ISSCC2021 Session 17
开关变换器的建模与控制 318页 20.6M 书签版
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Virtuoso Multi-Mode Simulation with Spectre Platform