DELAY LOCKLOOP CIRCUIT
未知
射频微电子学 (Behzad Razavi) (Z-Library)
mssc.2015.Razavi-The StrongARM Latch
NoiseDesign.dvi
DDS信号发生器的实现
Administrator
NONE
TOM
PHASE ERROR CANCELLATION
BOOK-010005000009[..]
zhenying.luo
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
ADS2008射频电路设计与仿真实例
徐兴福 著
工作在亚阈值区CMOS OTA的研究
Design Procedure for Two-Stage CMOS Transconductance Operational ...
恒流LDO型自光LED驱动芯片的设计研究
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
12bit pipeline ADC design
Katsuhiko Ogata
dynstab2/ThePirateBay
Oversampling Delta-Sigma Data Converters lowRes Candy
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
Virtuoso Multi-Mode Simulation with Spectre Platform