ch3_pnjunction
Claudio Talarico
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
FPGA数字信号处理设计教程-sy[..] generator入门与提高
未知
TrnoiseAN.fm
mtian
信号与系统下 第三版
池保勇 CMOS射频集成电路分析与设计
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
基于ac620的fpga系统设计与[..]
Administrator
OPAMP设计-tangzhangwen
Zhangwen Tang
hfss3dlayout
Kezhou Li
一种具有温度补偿的带隙基准源及其输[..] 何捷
Chap1_20160228_4.dvi
An Engineer's Guide to Automated Testing of High-Speed Interfaces
Hubert Werkmann Jose Moreira
信号与系统 2nd 西蒙赫金
现代控制理论 （第三版）
刘豹 唐万生主编
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Razavi Analog CMOS
CMOS模拟IP线性集成电路
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society