理工书库 lilin | Category: power-aware design

Discover (Random Books)

Static timing analysis for nanometer designs a practical approach (Rakesh Chadha, J. Bhasker (auth.)) (z-lib.org)

Static timing analysis for nanometer designs a practical approach ...

ISSCC 2019 Digest of Technical Papers

ISSCC 2019 Digest of Technical Papers

一种基于斩波调制的低压高精度CMOS带隙基准源刘帘曦

一种基于斩波调制的低压高精度CMO[..] 刘帘曦

Microsoft Word - translator_preface.doc

Microsoft Word - translator_prefac[..]

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR

ADC-based Receivers for Wireline Communication

ADC-based Receivers for Wireline Communication

(Analog Circuits and Signal Processing) Danica Stefanovic, Maher Kayal

(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...

ISM-PLL

ISM-PLL

Session 3: Highlighted Chip Releases: Modern Digital SoCs

Session 3: Highlighted Chip Releases: Modern Digital SoCs

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs

Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...

Bo Zhou & Yao Li & Fuyuan Zhao

Analog-to-Digital Conversion

Analog-to-Digital Conversion

PLL Perfomance, Simulation, and Design

PLL Perfomance, Simulation, and Design

maloberti data converters

maloberti data converters

一种带过温保护和折返电流限的LDO设计

一种带过温保护和折返电流限的LDO设计

数字信号处理及其matlab实现

数字信号处理及其matlab实现

LDO设计小结一

LDO设计小结一

Matching Analysis and the Design of Low Offset Amplifiers

Matching Analysis and the Design of Low Offset Amplifiers

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

Category: power-aware design

IEEE Std 1801™-2018, IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...

Design Automation Standards Committee of the IEEE Computer Society