A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES
George F. Simmons
现代控制系统
未知
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
数值分析基础（第三版） (关治、陆金甫) (z-lib.org)
Microsoft Word - 异步FIFO的设计.doc
Jerry
Topic 8 Circuit Envelope
Rashaunda Henderson
Session 11: Advanced Wireline Links and Techniques
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
CMOS带隙基准源研究与设计
dwd
Using ADS to simulate Noise Figure using a large-signal transistor ...
Steve Long
UVM实战（卷Ⅰ)
张强编著
Harmonic Balance for Nonlinear Vibration Problems
0002624
CH01
Godming
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
PlanarSpiralInduc[..]
Synthesis of Arithmetic Circuits : FPGA, ASIC, and Embedded ...
Deschamps & Jean-Pierre. & Bioul & Gery Jean Antoine. & Sutter & Gustavo D.
LDO低压差线性稳压器核心电路的设计
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...