Verilog HDL Design Examples
Joseph Cavanagh
Numerical Methods in Engineering with Python. (CODE) (Jaan Kiusalaas) ...
未知
Microsoft Word - LNA.doc
UNIX网络编程 卷1 套接字联网API
（美）W.RichardStevens著
CN105763219A-2016[..]
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
CMOS 集成锁相环电路设计 (张刚) (Z-Library)
RF Matching Workshop
XU,YUE (K-China,ex1)
The Delta-Sigma Modulator [A Circuit for All Seasons]
Behzad Razavi
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
逐达逼近型模数转换器的低功耗与高速[..]
模拟集成电路设计
Session 31
RF CMOS Oscillators for Modern Wireless Applications
Masoud Babaie, Mina Shahmohammadi & Robert Bogdan Staszewski
C++之父给你的C++学习路线图（[..]
本贾尼·斯特劳斯特鲁普(Bjarne Stroustrup)
[Behzad Razavi] Phase-Locking in High-Performance (BookFi)
A modeling approach for /spl Sigma/-/spl Delta/ fractional-N ...
M.H. Perrott & M.D. Trott & C.G. Sodini
Dynamic offset compensated CMOS amplifiers-Huijsing
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet