CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
未知
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
Power systems-on-chip practical aspects of design (Allard, Bruno) ...
4<8=8AB@0B>@
ADC-based Receivers for Wireline Communication
Kluwer - The Designer's Guide to Spice and Spectre.tif
kenneth
大电流、高稳定性的LDO线形稳压器
IEEE Std 802.11b-1999
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Static timing analysis for nanometer designs a practical approach ...
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
Electromagnetic Waves
Carlo G. Someda
锁相环型频率综合器中的高速分频器 袁泉
AM-PM distorion
Chap1_20160228_4.dvi
集成电路掩模设计－基础版图技术
MCU芯片的复位电路与多模式时钟系统设计
周小军
FFT IP核调用与仿真
琥珀主1369195734
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS534, FIR Compiler v5.0, Data Sheet