Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Inc. Cadence Design Sys tems
axi4_stream_man.book
merickso
Wideband RF PLL fractional/integer frequency synthesizer with ...
STMICROELECTRONICS
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Katsuhiko Ogata
dynstab2/ThePirateBay
CMOS 射频集成电路分析与设计
未知
LINUX设备驱动程序
Jonathan Corbet,Alessandro Rubini,Greg Kroah-Hartman著;魏永明,耿岳,钟书毅译
ESD Design and Synthesis
SCHMITT TRIGGER CIRCUIT USING MOS TRANSISTORS AND HAVING CONSTANT ...
模拟集成电路分析与设计
格雷
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society
Session 24: Advanced Embedded Memories
Signal and Power Integrity - Simplified, Third edition
Eric Bogatin
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
A 1 GHz CMOS RF Front-End IC for a Direct-Conversion Wireless ...
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
mssc.2015.The StrongARM Latch
[集成电路掩膜板设计].IC.Ma[..]
IEEE Standard for Ethernet