二级运放建立时间与相位裕度的分析与优化
未知
Verilog数字系统设计教程
高速数字电路设计中信号完整性分析与研究
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
RF and Microwave Power Amplifier Design Grebennikov 2004 PPT
Kendall Su, Analog Filters, 2nd Ed.
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
DjVu Document
Gustavo
Microsoft Word - PREAMBLE.DOC
Administrator
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
高速信令-抖动建模-分析预算
LDO低输出噪声的分析与优化设计 朱勤为
CN104977963A-兆易创新[..] (1)
Gabriel Alfonso Rincon-Mora
Voltage References From Diodes to Precision High-Order Bandgap ...
Silicon-Germanium Heterojunction Bipolar Transistors (2002)
LDO线性稳压器中高性能误差放大器的设计
高频电子线路.第五版
USB 2.0
hevryjiang