高速高精度ADC中基准电压源的研究与设计 (1)
未知
Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...
Chap1_20160228_4.dvi
学校代码 10530 学 号 201110061316
zxsr70885
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
14990665645773625[..]
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
Session 1: Plenary Session — Invited Papers
运算放大器 理论与设计 9影印版 (荷)惠意欣著
Analog Behavioral Modeling with the Verilog-A Language
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
数值分析(第5版)习题解答
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
Perl实例精解(原书第4版)
Quantus Substrate Tech nology Characterization Manual
Inc. Cadence Design Sys tems
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
大电流、高稳定性的LDO线形稳压器
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
Creating Qsys Components
Altera Corporation
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...