Static timing analysis for nanometer designs a practical approach ...
未知
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
一种具有过温与过流保护功能的LDO
Session 34: Emerging Imaging Solutions
Digital Integrated Circuits Analysis and Design
John E. Ayers
Python API Reference Manual
Inc. Synopsys
高频高速电子系统中的信号完整性研究
CMOS带隙基准源研究现状 幸新鹏
简并点优化的高性能带隙基准电路
PHASE ERROR CANCELLATION
Microsoft Word - I2C×ÜÏ߹淶.doc
lihongfeng
HFIC chapter 7 low-noise amplifier design
24位96KSPSΣ-Δ调制器的设计
CBJ
高效率 PWM 控制电流型 DC-DC
Lenovo User
ISSCC2021-SC1
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
Verilog数字VLSI设计教程
【作 者】李林编著
Creating Qsys Components
Altera Corporation