Analog Design Essentials
sansen
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
未知
A low-power small-area /spl plusmn/7.28-ps-ji[..] 1-GHz DLL-based ...
Chulwoo Kim & In-Chul Hwang & Sung-Mo Kang
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
Verilog数字VLSI设计教程
【作 者】李林编著
DjVu Document
Gustavo
Stability for Op Amps
Design of Chopper-Stabilized Amplifiers With Reduced Offset ...
一种用于LDO的低功耗带隙基准电压源
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
Operation and Modeling of the MOS Transistor By Tsividis
二级米勒补偿运算放大器设计教程
Ray
DDS信号发生器的实现
Administrator
An improved bandgap reference with high power supply rejection ...
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
A Micropower Chopper-Stabilized Operational Amplifier Using ...
Rod Burt;Joy Zhang
Avalon Verification IP Suite User Guide
Altera Corporation