Session 7
未知
Altera系列FPGA芯片IP核详解
ISSCC2021 Session 27
Front Cover Circuit Analysis I.qxd (Page 1)
Karris, Steven T.
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
Linear Control System Analysis and Design with MATLAB®, Sixth ...
Houpis, Constantine H., Sheldon, Stuart N.
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
高性能流水线模数转换器及其数字校准[..] 贾华宇
Julia中文文档
架构艺术
Noise in Solid-state Devices and Lasers
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
CN105824349A-上海巨微[..] bandgap
Session 6: High-Performance Receivers and Transmitters for Sub-6GHz ...
A compact power-efficient 3 V CMOS rail-to-rail input/output ...
IEEE
Kendall Su, Analog Filters, 2nd Ed.
一种高摆率低功耗无片外电容的LDO设计
IEEE Standard for Ethernet