Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
LINEAR SYSTEMS AND SIGNALS
B. P. Lathi & R. A. Green
CMOS 带隙基准源研究-tangzhangwen
zwtang
0-306-47052-7_Boo[..]
未知
ESD Analog Circuits and Design
高效率峰值电流模BOOST型DC-[..]
jlxu
一种快速瞬态响应无电容型LDO的设计
thesis.dvi
2017 Book OperationalAmplif[..]
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
LDO的三种频率补偿方案实现
一种具有温度补偿的带隙基准源及其输[..] 何捷
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
Microsoft Word - translator_prefac[..]
Zhiping Yu
Session 30
asicon.2009.53514[..] Power Supply Rejection
PoleZero.dvi
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation