理工书库 lilin | Category: media independent interface

Discover (Random Books)

Understanding Jitter Requirements of PLL-Based Processors Application Note (EE-261)

Understanding Jitter Requirements of PLL-Based Processors Application ...

ANALOG DEVICES INC.

半导体器件物理与工艺（第三版）参考答案

半导体器件物理与工艺（第三版）参考答案

Design of Chopper-Stabilized Amplifiers With Reduced Offset for Sensor Applications

Design of Chopper-Stabilized Amplifiers With Reduced Offset ...

《Linux从初学到精通》.(张勤,鲜学丰).[PDF]&ckook

《Linux从初学到精通》.(张勤[..]

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

CMOS IC LAYOUT

CMOS IC LAYOUT

A bandgap reference using chopping for reduction of

A bandgap reference using chopping for reduction of

一种适用于高压电源管理的无输出电容自基准低压差线性稳压器

一种适用于高压电源管理的无输出电容[..]

Differential Equations Theory, Technique, and Practice by George Simmons, Steven Krantz (z-lib.org)

Differential Equations Theory, Technique, and Practice by George ...

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION 3RD EDITION

CMOS 集成电路设计手册第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...

半导体工艺和器件仿真工具Silvaco TCAD

半导体工艺和器件仿真工具Silvaco TCAD

CMOS带隙基准源研究与设计

CMOS带隙基准源研究与设计

Distributed Loss-Compensation Techniques for Energy-Efficient Low-Latency On-Chip Communication

Distributed Loss-Compensation Techniques for Energy-Efficient ...

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

CN101140511B-硅谷数模2010-Cascaded carry binary adder

CN101140511B-硅谷数模[..] carry binary adder

Session 18

Session 18

微电子电路（下册）（第5版）

微电子电路（下册）（第5版）

Advanced Opamp Topologies (Part II)

Advanced Opamp Topologies (Part II)

Michael H. Perrott

Category: media independent interface

IEEE Standard for Ethernet

IEEE Standard for Ethernet