高能效流水线模数转换器的研究与设计
未知
PrimeWave� Design Environment for Reliability Analysis User ...
Inc. Synopsys
模拟CMOS集成电路设计 第2版14609998
模拟集成电路信号完整性中抖动与振铃[..]
Design of Analog CMOS Integrated Circuits
Razavi
ISSCC2020-01 Digest
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
DESIGN WITH OPERATIONAL AMPLIFIERS AND
HarmonicBalance
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
NONE
TOM
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
StarRC User Guide and Command Reference
Synopsys, Inc.
一种基于OTA的低功耗高速静态比较[..]
高性能音频Delta-Sigma数[..]
一种低压CMOSLDO稳压电源电路
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
PCI Express PHY v1.0 LogiCORE IP Product Guide