数值计算方法 (2)
未知
使用ADS对多个S参数进行离散扫描
XU,YUE (K-China,ex1)
The Art of Analog Layout, Second Edition
Alan Hastings
反馈运算放大器电路的噪声分析和设计
CMOS模拟集成电路设计与仿真实例[..]
eetop.cn (Paper)The Flipped Voltage Follower A Useful Cell for
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
自动控制原理题海与考研指导（第二版） (胡寿松) (Z-Library)
Signal and Power Integrity - Simplified, Third edition
Eric Bogatin
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
ISSCC2021-SC4
jssc.2005.Replica Compensated Linear Regulators for PLLs
LDO设计论文
Zhangwen Tang
一款轨到轨输入 输出运算放大器的设计与研究 辛国松
无线通信的MATLAB和FPGA实现
西瑞克斯（北京）通信设备有限公司 编著
基于LDO新型过流保护电路设计
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
PCI Express PHY v1.0 LogiCORE IP Product Guide