深亚微米FPGA结构与CAD设计 12083165 2
未知
Microsoft Word - Bandgap reference design concept and flow.doc
深亚微米CMOS工艺ESD器件结构[..]
微软用户
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Avalon Verification IP Suite User Guide
Altera Corporation
恒流LDO型自光LED驱动芯片的设计研究
Cadence PVS Developers Guide
Inc. Cadence Design Sys tems
适用于高速闪存的超快无片外电容LDO
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Frequency Compensation of Op-amp and its types Circuit Digest
CMOS模拟集成电路设计与仿真实例[..]
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...
Synopsys, Inc.
工程电路分析
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
Analog Integrated Circuit Design
Tony Chan Carusone, David A. Johns & Kenneth W. Martin
Abidi-Pan, Hui.University of California, Los Angeles
一种基于广义时间和传递常数的快速分析法 郑立博
CNKI
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation