A Low Power Two Stages CMOS OpAmp
未知
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
方法论篇--修改稿(更新).PDF
zhangliqian
MATLAB-SIMULINK通信[..] 2
一种适用于微传感器读出电路的低噪声[..] (1)
通信系统第五版西蒙赫金
PCI Express Base r3.0
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
Questa Verification IP Data Book
Mentor Graphics Corporation
esd-circuits-and-[..]
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
高PSRR无电容型线性稳压器的研究与设计
LU HUNG
Next-Generation ADCs, High-Performance Power Management, and ...
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
ofdm功能说明文档
Jun Wen Luo
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
Continuous-Time Delta-Sigma Modulators for High-Speed AD Conversion ...
4<8=8AB@0B>@
IEEE Standard for Ethernet