CN106656160A-上海集成[..]
未知
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
一种应用于LDO的高性能过温保护电路设计
Sigma-Delta ADCs - Tutorial | Maxim Integrated
Digital Control
Voltus IC Power Integrity Solution User Guide
Inc. Cadence Design Sys tems
Advanced Opamp Topologies
Michael H. Perrott
高速信令-抖动建模-分析预算
一种自参考结构的高速高精度片上时钟[..]
Digital Beamforming-Based Massive MIMO Transceiver for 5G Millimeter-Wave ...
Binqi Yang & Zhiqiang Yu & Ji Lan & Ruoqiao Zhang & Jianyi Zhou & Wei Hong
bstj.1932.Nyquist, H.-Regeneration Theory
LDO工作原理详解
二级密勒补偿运算放大器
Ray
PLL Perfomance, Simulation, and Design
Dean Banerjee
控制之美 卷1 (王天威) (Z-Library)
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
Julia中文文档
js.2010.PFD biased with shunt regulator
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation