ISSCC2021-T6-Basics of DAC-based Wireline Transmitters
未知
Nonlinear Hybrid Continuous/Discre[..] Models (Atlantis Studies ...
Marat Akhmet
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
有限元方法（第五版）第一卷 基本原理
（英）O.C.Zienkiewicz （美）R.L.Taylor著
AMBA 4 AXI4-Stream Protocol Specification
ARM Limited
Next-Generation ADCs, High-Performance Power Management, and ...
FinFET Modeling for IC Simulation and Design
4<8=8AB@0B>@
PDFￗﾪﾻﾻￆ
Antennas : From Theory to Practice
Yi Huang, Kevin Boyle
Bandgap & LDO-李福乐
Administrator
CN101140511B-硅谷数模[..] carry binary adder
2.7Gbps收发器中LVDS驱动[..]
Design of Ultra Wideband Power Transfer Networks
Binboga Siddik Yarman
一种自适应补偿的宽输入LDO设计
Session 17: DC-DC Converters
模拟CMOS集成电路 第二版 拉扎维 by 拉扎维 (z-lib.org)
mssc.2015.Razavi-The StrongARM Latch
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...