A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
未知
射频系统内低中频滤波器的设计和研究
模拟集成电路的分析与设计 格雷 839页 76M 高清书签版
PoleZero.dvi
ESD Design and Synthesis
Analog Integrated Circuit Design Automation Placement, Routing ...
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
UNIX网络编程 卷2 进程间通信 第2版
（美）史蒂文斯著
IP3 and Intermodulation Guide | Maxim Integrated
Statistical and Adaptive Signal Processing (Dimitris G. Manolakis, ...
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
CMOS模拟集成电路设计与仿真实例[..]
模拟集成电路分析与设计 洪志良
<CEA2BBFDB7D6D1A7[..]
lenovo
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...