0-306-47052-7_Boo[..]
未知
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
Physical design essentials an ASIC design implementation perspective ...
HarmonicBalance
Simulating Nonlinear Circuits with Python Power Electronics ...
拉扎维模拟CMOS集成电路第二版最新答案
模拟集成电路分析与设计（第二版）
低压低功耗CMOS带隙电压基准及启[..] 许长喜
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
Single miller capacitor frequency compensation technique for ...
Microsoft Word - translator_prefac[..]
Zhiping Yu
PrimeSim� HSPICE® User Guide: Advanced Analog Simulation and ...
Inc. Synopsys
The advanced part of A treatise on the dynamics of a system ...
Routh, Edward John, 1831-1907.
Microsoft PowerPoint - Bandgap and LDO.pptx
Administrator
Virtuoso Editing 的使用简介
Richey
NumericalAnalysis[..]
BSIM4 AND MOSFET MODELING FOR IC SIMULATION
Hu, Chenming, Liu, Weidong
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...