理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

低压、低功耗、高精度的逐次逼近型

低压、低功耗、高精度的逐次逼近型

bstj.1932.Nyquist, H.-Regeneration Theory

bstj.1932.Nyquist, H.-Regeneration Theory

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, David Wang -- 2008 -- Morgan-Kaufmann -- 9780080553849 -- 744cd27339b303e7e5478e7cfaa15fb1 -- Anna’s Archive

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...

The Problem of PLL Power Consumption

The Problem of PLL Power Consumption

Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. 2017 Edition

Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. ...

Static Timing Analysis final

Static Timing Analysis final

LINEAR SYSTEMS AND SIGNALS

LINEAR SYSTEMS AND SIGNALS

B. P. Lathi & R. A. Green

finite elemennt anlysis in ansys

finite elemennt anlysis in ansys

深亚微米CMOS工艺ESD器件结构优化与实验研究

深亚微米CMOS工艺ESD器件结构[..]

微波工程（第3版）

微波工程（第3版）

（美）DAVID M.POZAR著张肇仪周乐柱吴德明等译

ISSCC2021-T10-Fundamentals of Fully-Integrated Voltage Regulators

ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators

Session 22

Session 22

CMOS模拟集成电路设计布局仿真-Baker-2th

CMOS模拟集成电路设计布局仿真-[..]

Scaling <formula formulatype="inline"><tex Notation="TeX">$LC$</tex></formula> Oscillators in Nanometer CMOS Technologies to a Smaller Area But With Constant Performance

Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...

Shih-An Yu & Peter R. Kinget

Introduction to RF Simulation and its Application

Introduction to RF Simulation and its Application

Fundamental Principles Behind the Sigma-Delta ADC Topology Part 1

Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...

Michael Clifford & Analog Devices Inc

Analog Integrated Circuit Design

Analog Integrated Circuit Design

Tony Chan Carusone, David A. Johns & Kenneth W. Martin

introduction.ppt

introduction.ppt

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)