理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

电路原理（第7版）

电路原理（第7版）

天线（第三版）约翰克劳斯中文高清全本

天线（第三版）约翰克劳斯中文高清全本

Design of Ultra Wideband Power Transfer Networks

Design of Ultra Wideband Power Transfer Networks

Binboga Siddik Yarman

Design and Simulation of LNA using Advanced Design Systems (ADS)

Design and Simulation of LNA using Advanced Design Systems (ADS)

Session 4

Session 4

一种具有温度补偿的带隙基准源及其输出缓冲器何捷

一种具有温度补偿的带隙基准源及其输[..] 何捷

Session 15

Session 15

FinFET Devices for VLSI Circuits and Systems

FinFET Devices for VLSI Circuits and Systems

Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) (z-lib.org) (1)

Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...

JSSC 202212

JSSC 202212

电源芯片中CMOS带隙基准源与微调的设计与实现 (1)

电源芯片中CMOS带隙基准源与微调[..] (1)

Fundamental Principles Behind the Sigma-Delta ADC Topology Part 1

Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...

Michael Clifford & Analog Devices Inc

基于MOSFET失配分析的低压高精度CMOS带隙基准源刘帘曦

基于MOSFET失配分析的低压高精[..] 刘帘曦

RF and Microwave Power Amplifier Design Grebennikov 2004 PPT

RF and Microwave Power Amplifier Design Grebennikov 2004 PPT

多采样率系统：采样率转换和数字滤波器组

多采样率系统：采样率转换和数字滤波器组

Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry (eds.) (z-lib.org)

Computational Intelligence in Analog and Mixed-Signal (AMS) ...

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS

全差分运算放大器设计

全差分运算放大器设计

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)