VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Systematic Design of Analog CMOS Circuits
未知
PrimeTime User Guide
Synopsys, Inc.
Microsoft Word - Telescopic.doc
chwtang
Microsoft Word - Bandgap Simulation Report.doc
Weishan
Synthesis and Optimization of Digital Circuits (Giovanni De ...
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
js.2010.PFD biased with shunt regulator
Session 7
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
te.2005.杨氏零点再发现
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.
NumericalAnalysis[..]
学校代码 10530 学 号 201110061316
zxsr70885
mssc.2015.Razavi-The StrongARM Latch
A CMOS Chopper Opamp with Integrated Low-Pass Filter
LDO工作原理详解
深亚微米CMOS工艺ESD器件结构[..]
微软用户
IEEE Standard for Ethernet