LDO降压转换器的稳定性分析
未知
VerilogA系统设计与仿真（可[..]
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
Session 34
一个全差分运放电路的设计
Administrator
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
PLL频率合成器的杂散性能分析
0132642786.pdf
Neil H. E. Weste
Verification of SD/MMC Controller IP Using UVM
Systematic Design of Analog CMOS Circuits
USB 2.0
hevryjiang
CN102393785B-砂力杰-[..]
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
On-Chip Compensated Error Amplifier for
LDO环路稳定性仿真分析
Frequency Compensation of Op-amp and its types Circuit Digest
Striving for small-signal stability - IEEE Circuits and Devices ...
IEEE
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译