verilog HDL那些事
akuei2
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
IEEE Standard for Ethernet
Gabriel Rincon-Mora - Analog IC Design with Low-Dropout Regulators ...
Analog IC Design & Low-Dropout Regulators (LDOs) (Electronic Engineering) (2009) ...
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
Spectre Circuit Simulator RF Analysis Library Reference
Inc. Cadence Design Sys tems
Virtuoso Editing 的使用简介
Richey
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
GmID Methodology
Administrator
通信标准对数据转换器的要求V1.0
RF Microelectronics 2nd
德州仪器高性能模拟器件高效应用指南[..] 大学计划
Texas Instruments, Incorporated [ZHCP055,*]
数值分析基础（第三版） (关治、陆金甫) (z-lib.org)
Session 6
抗浪涌静电器件防护机理与片上集成实验研究
Legend User
Microsoft Word - translator_prefac[..]
Zhiping Yu
两种新型CMOS带隙基准电路 程军
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...