理工书库 lilin | Category: room temperature trim

Discover (Random Books)

Report for current mirror OPAMP

Report for current mirror OPAMP

Distributed Loss-Compensation Techniques for Energy-Efficient Low-Latency On-Chip Communication

Distributed Loss-Compensation Techniques for Energy-Efficient ...

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

相位噪声jitter基本定义

相位噪声jitter基本定义

ISSCC2021-T10-Fundamentals of Fully-Integrated Voltage Regulators

ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators

Understanding Delta-Sigma Data Converters 2nd edition

Understanding Delta-Sigma Data Converters 2nd edition

SHANTHI PAVAN, RICHARD SCHREIER & GABOR C. TEMES

数字滤波器的MATLAB与FPGA实现：ALTERAVERILOG

数字滤波器的MATLAB与FPGA[..]

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA 4 AXI User Guide, Version 2020.03a

DesignWare Synthesizable Components for AMBA 3 AXI, and AMBA ...

光通信集成电路设计第2版中文——拉扎维

光通信集成电路设计第2版中文——拉扎维

德州仪器高性能模拟器件高效应用指南之数据转换器_TI 大学计划

德州仪器高性能模拟器件高效应用指南[..] 大学计划

Texas Instruments, Incorporated [ZHCP055,*]

Session 34

Session 34

Computing ACPR from 1Tone HB ADS 2011

Computing ACPR from 1Tone HB ADS 2011

低功率、高分辨率的A-D转换器@2018

低功率、高分辨率的A-D转换器@2018

通信原理第7版学习辅导与考研指导

通信原理第7版学习辅导与考研指导

曹丽娜，樊昌信编著

2.7Gbps收发器中LVDS驱动电路的设计

2.7Gbps收发器中LVDS驱动[..]

数字通信同步技术的MATLAB与FPGA实现 Altera Verilog版 [杜勇编著] 2015年版

数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇编著] 2015年版

Digitally-assisted design of data converters

Digitally-assisted design of data converters

Instruction for Camera-Ready Paper

Instruction for Camera-Ready Paper

Category: room temperature trim

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% From40C to 125C

A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...

Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa