Spectre Circuit Simulator Reference
Inc. Cadence Design Sys tems
开关电源控制环路设计
未知
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
US6380806B1-Diffe[..] telescopic operational amplifier having ...
Hajimiri Analog DRAFT012021
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
PrimeWave� Design Environment for Reliability Analysis User ...
Inc. Synopsys
集成电路静态时序分析与建模
刘峰编著
数值分析.Timothy Sauer.图灵中文扫描版
抗浪涌静电器件防护机理与片上集成实验研究
Legend User
无输出电容的瞬态增强NMOS LDO
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
A Basic Introduction to the gm ID-Based Design
带隙基准电路的研究
<CCC6B3A4CEC4>
Computational electromagnetism variational formulations, complementarity, ...
通信原理 第7版
樊昌信，曹丽娜编著
HJ-MASH 多模多标准CMOS锁相环频率综合器[..] 史鹏鹏
Jish
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation
Calibre® DefectReview User's Manual
Siemens Industry Software
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023