A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good ...
未知
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Cancellation of Amplifier Offset and f-Noise An Improved Chopper ...
NumericalAnalysis[..]
Introduction to Linear Algebra by Gilbert Strang (z-lib.org)
Digital Integrated Circuits Analysis and Design
John E. Ayers
The Definitive ANTLR 4 Reference
Terence Parr
ADC-based Receivers for Wireline Communication
LDO设计论文
Zhangwen Tang
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
Xilinx, Inc.
LDO的三种频率补偿方案实现
Middlebrook Part 2
mwidmer
Delta-sigma ADC
jianggx
超标量处理器设计 (姚永斌) (z-lib.org)
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
Designing Audio Power Amplifiers (Bob Cordell) (Z-Library)
Power Management Techniques for Integrated Circuit Design, Ke-Horng ...
Calibre® DefectReview User's Manual
Siemens Industry Software
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023