Physical design essentials an ASIC design implementation perspective ...
未知
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
2019 Book Digital Subsampling Phase Lock Techniques for Frequency ...
TheDesigner’sGuid[..]
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
模拟CMOS集成电路设计
Behzad.Razavi（第2版 ）（中文 ）hd R2A修复版本2023-11-08
Computational Intelligence in Analog and Mixed-Signal (AMS) ...
全数字锁相环建模及分析代码-2014
Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...
Rakesh H. Patel & William Bereza
Calibre® DefectReview User's Manual
Siemens Industry Software
The Definitive ANTLR 4 Reference
Terence Parr
RF Circuit Design (Information and Communication Technology ...
Richard C. Li
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
Spectre Circuit Simulator RF Analysis Theory
Inc. Cadence Design Sys tems
Session 15
Computational Methods for Electromagnetic Phenomena
Cai, Wei
离散数学及其应用
芯片漫游指南
Calibre® Local Printability Enhancement User's and Reference ...
Calibre® WORKbench User's and Reference Manual
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation
Standard Verification Rule Format (SVRF) Manual 2023