2005 Book ClockGeneratorsFo[..]
未知
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
CN104977963A-兆易创新[..]
微带电路——清华
Modelithics Optimized LNA Design April MWJ 2021
PLL 设计仿真及应用
Roland E. Best
Session 6
Chap1_20160228_4.dvi
Session 32: Frequency Synthesizers
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
CMOS模拟集成电路设计
（美）艾伦，（美）霍尔伯格著
CMOS 射频集成电路分析与设计
运放chopper基本原理
SENASIC
High Speed Data Converters
Ahmed M.A. Ali
Understanding Delta-Sigma Data Converters
GABOR C. TEMES & Richard Schreier
Artificial Intelligence A Modern Approach (4th Edition)
TCASⅡ 202212
芯片I／O缓冲及ESD电路设计
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc