Continuous-Time Sigma-Delta AD Conversion Fundamentals, Performance ...
未知
24位96KSPSΣ-Δ调制器的设计
CBJ
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
Preparation of Papers in Two-Column Format for the Proceedings ...
Laura Hyslop
Understanding Phase Noise in LC VCOs
A Key Problem in RF Integrated Circuits
Ring PLL的详细设计博士论文
MCU芯片的复位电路与多模式时钟系统设计
周小军
2010_FrontMatter_[..]
Steve Bonney
天线理论与设计 第2版
W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)
高精度带隙基准电压源的实现 江金光
Dynamic Response of Linear Systems Impact of Pole & Zero Locations
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
IP3 and Intermodulation Guide | Maxim Integrated
Verification of SD/MMC Controller IP Using UVM
Using the Python API to Develop Process Portable PyCells
Inc. Synopsys
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Topic 8 Circuit Envelope
Rashaunda Henderson
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok