理工书库 lilin | Category: IEEE Custom Integrated Circuits Conference 2006;2006; ; ;10.1109/CICC.2006.320979

Discover (Random Books)

简并点优化的高性能带隙基准电路应建华

简并点优化的高性能带隙基准电路应建华

Session 34: Emerging Imaging Solutions

Session 34: Emerging Imaging Solutions

Digital Signal Processing : Signals, Systems and Filters

Digital Signal Processing : Signals, Systems and Filters

Antoniou, Andreas.

Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison

Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...

Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio

Microsoft Word - PREAMBLE.DOC

Microsoft Word - PREAMBLE.DOC

一种高摆率低功耗无片外电容的LDO设计

一种高摆率低功耗无片外电容的LDO设计

Session 31

Session 31

深入Linux内核架构

深入Linux内核架构

Precise delay generation using coupled oscillators

Precise delay generation using coupled oscillators

J.G. Maneatis & M.A. Horowitz

射频微电子学 (Behzad Razavi) (Z-Library)

射频微电子学 (Behzad Razavi) (Z-Library)

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition (Reaff 2003) as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, and 802.11d-2001], Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...

LAN/MAN Standards Committee of the IEEE Computer Society

一种适用于高压电源管理的无输出电容自基准低压差线性稳压器

一种适用于高压电源管理的无输出电容[..]

凸优化 BoydVandenberghe 中文完整版 (Boyd Vandenberghe) (Z-Library)

凸优化 BoydVandenberghe 中文完整版 (Boyd Vandenberghe) (Z-Library)

Numerical Methods in Engineering with Python 3

Numerical Methods in Engineering with Python 3

Kiusalaas, Jaan

Switching Power Supplies A to Z

Switching Power Supplies A to Z

Maniktala, Sanjaya.

High Performance SAR-based ADC Design in Deep Sub-micron CMOS

High Performance SAR-based ADC Design in Deep Sub-micron CMOS

电路设计仿真

电路设计仿真

List of Papers

List of Papers

Category: IEEE Custom Integrated Circuits Conference 2006;2006; ; ;10.1109/CICC.2006.320979

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...

Rakesh H. Patel & William Bereza