理工书库 lilin | Category: IEEE Microwave Magazine;2019;20;5;10.1109/MMM.2019.2898022

Discover (Random Books)

一种基于斩波调制的低压高精度CMOS带隙基准源刘帘曦

一种基于斩波调制的低压高精度CMO[..] 刘帘曦

Power supply rejection ratio in operational transconductance amplifiers - Circuits and Systems, IEEE Transactions on

Power supply rejection ratio in operational transconductance ...

(Analog Circuits and Signal Processing) Danica Stefanovic, Maher Kayal

(Analog Circuits and Signal Processing) Danica Stefanovic, Maher ...

Abraham uta GPIO ESD

Abraham uta GPIO ESD

基于功耗优化的Pipelined+ADC系统结构设计与关键单元研究 (1)

基于功耗优化的Pipelined+[..] (1)

Computational Electromagnetics with MATLAB®, Fourth Edition

Computational Electromagnetics with MATLAB®, Fourth Edition

Matthew N.O. Sadiku

jrproc.1950.Bothwell, F.E.-Nyquist Diagrams and the Routh-Hurwitz Stability Criterion

jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...

Report for current mirror OPAMP

Report for current mirror OPAMP

1V供电的低噪声带隙基准电压源

1V供电的低噪声带隙基准电压源

Session 17: DC-DC Converters

Session 17: DC-DC Converters

New developments in IC voltage regulators

New developments in IC voltage regulators

PowerManagmentIC

PowerManagmentIC

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...

模拟集成电路分析与设计洪志良

模拟集成电路分析与设计洪志良

Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power Amplifier for 5G Communication Radios

Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...

Jaehun Lee & Ji-Seon Paek & Songcheol Hong

Analog-to-Digital Conversion 3rd

Analog-to-Digital Conversion 3rd

Dracula Reference

Dracula Reference

Inc. Cadence Design Sys tems

数字通信同步技术的MATLAB与FPGA实现 Altera Verilog版 [杜勇编著] 2015年版

数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇编著] 2015年版

Category: IEEE Microwave Magazine;2019;20;5;10.1109/MMM.2019.2898022

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen