NoiseDesign.dvi
未知
Noise in Solid-state Devices and Lasers
DELAY LOCKLOOP CIRCUIT
Tempus User Guide
Inc. Cadence Design Sys tems
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
PowerManagmentIC
khchen
Quantus Extraction Users Manual
PrimeSim� CCK Reference Manual
Inc. Synopsys
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
CN102393785B-砂力杰-[..]
自动控制原理
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
lnaDesign2
Microsoft Word - Bandgap reference design concept and flow.doc
PLL WITH LOW SPURS
Session 24: Advanced Embedded Memories
高速低功耗逐次逼近型模数转换器的研[..]
现代控制系统 第12版
（美）RECHARD C.DORF，ROBERT H.BISHOP著；谢红卫，孙志强，宫二玲，经纪阳译