理工书库 lilin | Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

Discover (Random Books)

CMOS模拟集成电路设计

CMOS模拟集成电路设计

（美）艾伦，（美）霍尔伯格著

集成电路版图设计 [陆学斌主编] 2012年版

集成电路版图设计 [陆学斌主编] 2012年版

电路

Power Management Techniques for Integrated Circuit Design

Power Management Techniques for Integrated Circuit Design

Session 13: Cyro-CMOS for Quantum Computing

Session 13: Cyro-CMOS for Quantum Computing

Computational Geometry: An Introduction (Texts and Monographs in Computer Science)

Computational Geometry: An Introduction (Texts and Monographs ...

Franco P. Preparata, Michael Ian Shamos

Avalon Verification IP Suite User Guide

Avalon Verification IP Suite User Guide

Altera Corporation

CMOS Sigma-Delta Converters Practical Design Guide

CMOS Sigma-Delta Converters Practical Design Guide

()

微波工程（第四版） (David M.Pozar) (Z-Library)

微波工程（第四版） (David M.Pozar) (Z-Library)

低噪声快速建立的全片内LDO设计

低噪声快速建立的全片内LDO设计

半导体物理学（第七版）

半导体物理学（第七版）

Analysis and Design of Monolithic, High PSR, Linear Regulators for SoC Applications

Analysis and Design of Monolithic, High PSR, Linear Regulators ...

CMOS Circuit Design, Layout, and Simulation

CMOS Circuit Design, Layout, and Simulation

Baker, R. Jacob

ISSCC2021-SC1

ISSCC2021-SC1

一种快速瞬态响应LDO的设计与实现

一种快速瞬态响应LDO的设计与实现

RF Microelectronics

RF Microelectronics

Essential MATLAB for Engineers and Scientists, 7e

Essential MATLAB for Engineers and Scientists, 7e

Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS