理工书库 lilin | Category: Springer 2011

Discover (Random Books)

Universal Serial Bus 3.0 Specification

Universal Serial Bus 3.0 Specification

393747_Print.indd

393747_Print.indd

Delta-sigma ADC

Delta-sigma ADC

基于FPGA的嵌入式图像处理系统设计原魁[译]

基于FPGA的嵌入式图像处理系统设计原魁[译]

GmID Methodology

GmID Methodology

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog

SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog

Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻译

Session 12

Session 12

拉扎维模拟CMOS集成电路第二版最新答案

拉扎维模拟CMOS集成电路第二版最新答案

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

Introduction to AMBA Bus System

Introduction to AMBA Bus System

Introductory Circuit Analysis Thirteenth Edition Global Edition

Introductory Circuit Analysis Thirteenth Edition Global Edition

Robert L. Boylestad

Analog Circuit Design Volume 2 Immersion in the Black Art of Analog Design.

Analog Circuit Design Volume 2 Immersion in the Black Art of ...

Bob Dobkin,John Hamburger

Triple-Speed Ethernet Intel® FPGA IP User Guide

Triple-Speed Ethernet Intel® FPGA IP User Guide

Intel Corporation

Three Stages CMOS OpAmp

Three Stages CMOS OpAmp

数字滤波器的MATLAB与FPGA实现（第2版）

数字滤波器的MATLAB与FPGA[..]

USB 3 1 r1.0

USB 3 1 r1.0

Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range

Design techniques for cascoded CMOS op amps with improved PSRR ...

D.B. Ribner & M.A. Copeland

Category: Springer 2011

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu