A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
高性能音频Delta-Sigma数[..]
未知
CMOS模拟集成电路设计
（美）艾伦，（美）霍尔伯格著
一种动态零点补偿的LDO线性稳压器设计
基于0.13μm SOI CMOS工艺的高性能LDO设计
a-new-semiconduct[..]
ISSCC2021 Session 21
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert
ADS2008射频电路设计与仿真实例
徐兴福 著
ADS中噪声源使用验证
XU,YUE (K-China,ex1)
未命名图书
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
Radio Frequency Integrated Circuits and Systems
Hooman Darabi
Analog-to-Digital Conversion
Harmonic balance finite element method applications in nonlinear ...
CMOS带隙基准源研究
zwtang
模拟集成电路设计与仿真-何乐年
Edward
IEEE Standard for Ethernet
Oscillator phase noise: a tutorial
T.H. Lee;A. Hajimiri